0
I Use This!
Activity Not Available
Analyzed 4 months ago. based on code collected 5 months ago.

Project Summary

ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.

Tags

cpu leon3 risc_v

In a Nutshell, ReonV...

This Project has No vulnerabilities Reported Against it

Did You Know...

  • ...
    65% of companies leverage OSS to speed application development in 2016
  • ...
    learn about Open Hub updates and features on the Open Hub blog
  • ...
    55% of companies leverage OSS for production infrastructure
  • ...
    by exploring contributors within projects, you can view details on every commit they have made to that project

Languages

VHDL
67%
C
22%
XML
5%
7 Other
6%

30 Day Summary

Jan 1 2025 — Jan 31 2025

12 Month Summary

Jan 31 2024 — Jan 31 2025

Ratings

Be the first to rate this project
Click to add your rating
  
Review this Project!