No analysis available
This project aims to the creation of a reusable State Machine Code Generator. The main purpose is to have a SM implementation that allows execution and control of the SM logic.
0
lines of code
0
current contributors
0
since last commit
2
users on Open Hub