0
I Use This!
Activity Not Available

Commits : Listings

Analyzed 12 months ago. based on code collected 12 months ago.
Jan 20, 2023 — Jan 20, 2024
Commit Message Contributor Files Modified Lines Added Lines Removed Code Location Date
check for `EM_RISCV` More... about 1 year ago
README: add note in README about using the bundled libelf on macOS More... about 1 year ago
Project: Use the correct include directory for LibElf More... about 1 year ago
Machine: set SXL and UXL to 64-bit XLEN for RV64 More... about 1 year ago
README.md: corrections of caller/callee in the syscall/ABI and some minor ones More... about 1 year ago
Release: update version to 0.9.6 More... about 1 year ago
GUI: modified examples from the resources require Save as dialog when session is remembered More... about 1 year ago
Machine: minor diagnostic and error messages cleanup More... about 1 year ago
CLI: report level 2 cache statistic if L2 cache is enabled More... about 1 year ago
CLI: add cycle-limit option to limit execution to given number of cycles. More... about 1 year ago
Machine: pseudo instructions which are aliases of real one are implemented by aliases tables More... about 1 year ago
GUI: try to open editor if open tab is not found for file from error message More... about 1 year ago
GUI: hide speed improvement in L2 cache when behind L1D or L1I More... about 1 year ago
CLI: add isa-variant option to the command line simulator version. More... about 1 year ago
GUI: update registers and CSR views for bare RV64IMA support More... about 1 year ago
GUI: the XLEN, atomic and multiply options controls added into new simulation dialog More... about 1 year ago
Machine: propagate ISA flags into misa CSR register More... about 1 year ago
Machine: check if instruction is supported for given XLEN and extension set More... about 1 year ago
GUI: add reset widows menu entry to restore default windows layout More... about 1 year ago
README.md: document support of atomic memory operations (AMO) More... about 1 year ago
Machine: implemented RISC-V A extension for RV32IMA/RV64IMA support More... about 1 year ago
Machine: prepare field for instruction aliases in InstructionMap descriptors. More... about 1 year ago
GUI: Fix status bar file name elision. More... about 1 year ago
Machine and GUI: add explicit checkbox to enable burst access More... about 1 year ago
GUI: set parents to helper objects to prevent memory leakage found by Valgrind More... about 1 year ago
Machine and GUI: simple level 2 cache implementation. More... about 1 year ago
Machine: basic implementation of RISC-V ACLINT MSWI interrupt More... about 1 year ago
Machine: restrict more CSR registers fields to read only and correct CYCLE CSR updates More... about 1 year ago
Machine: extend CSR support to pass rv32mi-p-mcsr and rv64mi-p-mcsr official test More... about 1 year ago
Machine: do not abort application if CSR symbolic name is not know in disassembler More... about 1 year ago