openhub.net
Black Duck Software, Inc.
Open Hub
Follow @
OH
Sign In
Join Now
Projects
People
Organizations
Tools
Blog
BDSA
Projects
People
Projects
Organizations
Forums
diStorm
Settings
|
Report Duplicate
0
I Use This!
×
Login Required
Log in to Open Hub
Remember Me
Activity Not Available
Commits
: Listings
Analyzed
12 months
ago. based on code collected
12 months
ago.
Jan 20, 2023 — Jan 20, 2024
Showing page 8 of 11
Search / Filter on:
Commit Message
Contributor
Files Modified
Lines Added
Lines Removed
Code Location
Date
Fixed wrong used-registers-mask type in Python.
[email protected]
More...
about 10 years ago
usedRegistersMask now support all registers (including R8-R15).
[email protected]
More...
about 10 years ago
Getting some stuff up to date.
[email protected]
More...
about 10 years ago
Fixed CS project to work with distorm x64.
[email protected]
More...
about 10 years ago
Updated CS with new mnemonics.
[email protected]
More...
about 10 years ago
Updated Java with new mnemonics.
[email protected]
More...
about 10 years ago
Python binding omitted xrange in favor of Python 3, yaks.
[email protected]
More...
about 10 years ago
Support for PYPI fixed.
[email protected]
More...
about 10 years ago
Some typos were fixed (thanks to Visual Assist :) And fixed support for RDRAND instruction (Issue 81).
[email protected]
More...
about 10 years ago
op->size is always real size of operand when it's sign extended imm32 in 64 bits. Issue 76 fixed.
[email protected]
More...
about 10 years ago
Some FPU instructions had generic MEM operand instead of specific FPUM16. Issue 58 fixed.
[email protected]
More...
about 10 years ago
Added segment register to be in Operand class as well as the instruction class. Issue #69 closed.
[email protected]
More...
about 10 years ago
Fixed a crash in 16 bits when offset is bigger than 16 bits.
[email protected]
More...
about 10 years ago
Accidental commit. Grrr
[email protected]
More...
over 11 years ago
[no comment]
[email protected]
More...
over 11 years ago
Added a diStorm wrapper for C# by Dan Shechter.
[email protected]
More...
over 11 years ago
Made instructions' affected CPU flags to be compatible with CPU's EFLAGS. See issue #66.
[email protected]
More...
over 11 years ago
Fixed FPU instructions to support dst-wrt flag. Issue #70.
[email protected]
More...
over 11 years ago
Fixed issue #64. Python binding supports Python3. (Missing parenthesis).
[email protected]
More...
over 11 years ago
Fixed issue #65, display for REP for CMPS/SCAS is REPZ.
[email protected]
More...
over 11 years ago
Issue 71, bug fix, missing comma.
[email protected]
More...
over 11 years ago
Fixed some FPU OT_MEM operands to be more explicit about their size. Added a flag to indicate whether the instruction is privileged. Fixed some instructions to be explicit about the size of their operands.
[email protected]
More...
about 12 years ago
Fixed explicit indirection size for MOVZX operands.
distorm
More...
over 12 years ago
Updated instructions tables
distorm
More...
over 12 years ago
Fixed Java project
distorm
More...
over 12 years ago
Fixed old init.py binding and updated Java code
distorm
More...
over 12 years ago
Added the CPU affected flags to the DInst structure. It is a temporary fix only!
[email protected]
More...
over 12 years ago
Updated VS files.
distorm
More...
over 12 years ago
x86defs.c is no more needed
distorm
More...
over 12 years ago
Updated to V3.3. Updated Python bindings
distorm
More...
over 12 years ago
←
1
2
3
4
5
6
7
8
9
10
11
→
This site uses cookies to give you the best possible experience. By using the site, you consent to our use of cookies. For more information, please see our
Privacy Policy
Agree