General |
|||
---|---|---|---|
Project Activity
|
|||
Open Hub Data Quality
|
Updated 4 months ago | Updated 4 months ago | |
Homepage
|
github.com | www.systemverilog.ch | |
Project License
|
mit | apache_2, AGPL3_or_later | |
$2,564,206 | $14,274,860 | ||
All Time Statistics |
|||
43 developers | 369 developers | ||
3020 commits | 10638 commits | ||
Initial Commit
|
over 9 years ago | almost 20 years ago | |
Most Recent Commit
|
5 months ago | about 7 years ago | |
12 Month Statistics |
|||
Contributors (Past 12 Months)
|
8 developers | No Activity | |
Commits (Past 12 Months)
|
50 commits | No Activity | |
Files Modified
|
2,685 files | No Activity | |
Lines Added
|
274,070 lines | No Activity | |
Lines Removed
|
794,835 lines | No Activity | |
Year-Over-Year Commits
|
Stable | Stable | |
30 Day Statistics |
|||
Contributors (Past 30 Days)
|
4 developers | No Activity | |
Commits (Past 30 Days)
|
11 commits | No Activity | |
Files Modified
|
23 files | No Activity | |
Lines Added
|
700 lines | No Activity | |
Lines Removed
|
378 lines | No Activity | |
Code Analysis |
|||
VHDL | AMPL | ||
Comments
|
Very High | Very Low | |
185,710 lines | 923,738 lines | ||
People |
|||
Managers
|
Position not yet claimed | ||
Open Hub Users
|
1 user | 1 user | |
Open Hub User Rating
|
4.0
Based on 1 user rating. |
0.0
Based on 0 user ratings. |